

plug & play instruments oscilloscopes Phone +64 9 524 7456 Email support@cleverscope.com Web www.cleverscope.com 28 Ranfurly Rd, Epsom P.O. Box 26-527 Auckland 1023 New Zealand

5 May 2017 v1.1

# **CS448 Specification**

# Summary

The CS448 is an isolated high CMRR four channel oscilloscope. It is designed to measure all the signals in an operating full or three phase power electronic switching bridge. Examples include gate drives to measure voltage and charge, the power switch to measure loss and parasitic stress, the output to measure power and spectrum for EMC compliance, and the control system for Gain/Phase and stability. The CS448 includes an isolated signal generator for stimulus, and eight digital inputs to measure control signals. Two CS448's can be slaved to make an 8 channel oscilloscope with coherent sampling. See the selected measurements at the end of the specification section for visual examples of measurements made.



Back



#### Signal Generator:

- Isolated 600V working
- 0 65 MHz
- 14 pF to chassis
- 100 dB CMRR at 50 MHZ
- Sine, arbitrary (incl patterns). 100uV rms noise

#### SD Card:

• Store stand-alone captures to the SD Card

#### **Digital Port:**

- 16 bi-directional pins connected to Silego SLG46533V analog/digital programmable device
- Trigger In/Out connection

#### USB:

- USB 3-C socket
- USB3 @ 200MBps
- USB2 @ 30 MBps

#### Link In/Out:

- Used to daisy chain multiple units
- Synchronous sample clock
- Trigger and control

#### Triggering

- Two FPGA mixed signal triggers
- Triggers interpolate in time for higher trigger accuracy.
- Triggers may be combined using AND/OR/XOR
- Triggers may be sequences Trigger 1 [num occurrences] time specification - Trigger 2 [num occurrences] . The time specification is less than a period, in a period range or more than a period. Triggers may be completely independent.
- The digital portion may be rising or falling digital input, conditional on one or more other digital inputs being 0, 1 or don't care. Bit's may be OR'd or AND'd.
- The analog trigger may be conditional on a digital state.

#### Link Port:

- Links to CS1070 0-50 MHz 1A power amplifier, CS1110 VCE Sat probe.
- Includes Uart, SPI and I2C I/O
- Trigger and control

#### Ethernet:

- SFP socket based
- Copper 10/100/ 1000 Mbps
- Fibre 1Gbps

#### **Power In:**

- 10- 24V DC, 36W.
- Can be car power supply connected, withstands crank and load dump.

# **Analog Inputs**

Parameter	Specification	Notes
Number of channels	4	
Isolation Voltage	1kV working Cat III, when	Supported by IEC 61010-1 Ed 3.0 and IEC 61010-2-30 (Test
	connected to mains systems	Equipment) creepage and clearance, reinforced, Category III
	of less than 300V line-neutral	Plan to certify
CMRR	> 120 dB at 1 MHz	Done using a 20 dBV test source
	> 115 dB at 10 MHz	
	> 100 dB at 50 MHz	
ADC resolution	14 bits	
Input Ranges	$\pm 0.8V$ and $\pm 8V$	Use probes to extend the range, eg 800V with 100x probe. The
		application automatically scales all values to compensate for
		probe attenuation.
Sample Rate	500 MSPS	All Analog and Digital channels simultaneously.
Sample Memory	250 M Samples	For a single channel. For four channels = 62.5 Msamples (125
		msecs at full rate).
CM leakage to other channels	<-125dBc	20 dBV signal to CM channel, measured on other channels
_		whole bandwidth, $\pm 0.8V$ range
Channel to Channel Skew	< ±144ps	Done using a 1 MHz coherent sine wave
Cross talk at 10.7 and 30 MHz	< -115 dBc	Using 1.6V p-p into the channel
RMS Channel Noise 1 M samples	$< 200  \mu V  rms. \pm 0.8 V  range$	Inputs open
· · · · · · · · · · ·	< 2my rms. +8V range	h h .
Pk-Pk Channel noise 1 M samples	1 8mVn-n for ±0.8V range	Inputs open
	$15mVn-n$ for $\pm 8V$ range	
Sample clock jitter	300 fs rms	
Sample clock Freq tolerance	+10 ppm	
Sample clock temp stability	±10 ppm	$\frac{1}{25} \frac{1}{100} \frac{1}{$
Ench (rms)	$\pm$ 15 ppin 11 6 bits or 1 part in 2 200	
Noise free bits	10.2 bits, or 1 part in 1200	
Spectral Noise floor	10.3 bits, of 1 part in 1300	<2MHz 200 MHz BW/ 1kHz recolution
po protrusions	115dpv	S2MHz, 200 MHz BW, 1kHz resolution
Sinad	> 64 dBc at 1 MHz	1 Vp-p into 50 obms signal
Sinau	> 64 dBc at 10 MHz	
	> 55 dBc at 30 MHz	
HD2+3	< -80dB at 1MHz	1 Vn-n into 50 ohms signal
110213	< -76 dB at 10 MHz	
	< -71 dB at 30 MHz	
ТНО	< -76 dB at 1 MHz	1 Vn-n into 50 ohms signal
	< -74 dB at 10 MHz	
	< -67 dB at 30 MHz	
Pulse Flatness	< 700uV	0.5V pulse 500us duration ±0.8V range
	< 2mV	$0.5V$ pulse, 500 us duration, $\pm 0.5V$ range
	< 200mV	500V pulse 500us duration, ±0V range
Overload recovery	Ans	Becovery from 10x overload
Maximum Differential Input Voltage	+1 kV derated above 1 MHz	Derated at 20dB/decade
Maximum Common Mode Input	$\pm 1$ kV, derated above 1 MHZ.	Derated at 20dB/decade
Voltage		
Spectral Flatness	+0.2dB from 0 160 MHz	
	-2 dB at 200 MH7	Supports 200 MHz Bandwidth
Innut Resistance	1 M Ohm	DC resistance
	20 pE	Signal Input to Signal Common
Isolation Canacitance	< 1/nf	Channel ground to chassis
isolation capacitance	*++hi	

# **Channel to Channel Isolation**

Parameter	Specification	Notes
Digitizer Board	Minimum PCB creepage = 11 mm Minimum Clearance = 6.6 mm	IEC61010-2-030 Ed 1.0 (Test Equipment), Table K.13. 1000VAC, requires >10mm for reinforced, Materials group 1, II, III, pollution degree 2 IEC61010-2-030 Ed 1.0 (Test Equipment), Table K.101. 1000V, Measurement Category III, mains
Clearance		circuits up to 300V line to neutral requires >5.9 mm reinforced.

-	

# **Digital Inputs**

Note: Version 1 of the CS448 does not have isolated digital inputs. Version 2 does.

Parameter	Specification	Notes
Number of inputs	8	
Common mode transient immunity	100 kV/us	
Input threshold max	2.3V rising 0.9V falling	Programmable options
	3.5V rising 1.5V falling	Inputs are Hysteretic
Isolation capacitance	< 5pF	To chassis ground, at 1 MHz
Isolation operating voltage	880V DC	Re-inforced insulation, EN61010-1
	1130V DC	Re-inforced insulation, CSA and IEC 60950-1
Maximum Data rate	100 Mbps	
Propagation delay	13ns typ	Compensated for within CS448

# **Signal Generator**

Parameter	Specification	Notes
Output Frequency Range	DC - 65 MHz	-3dB at 65MHz on filtered output
Outputs	Unfiltered, filtered	Unfiltered is used for Frequency Response Analysis and has maximum flatness. Filtered output includes reconstruction filter for maximum smoothness
CMRR	> 120 dB at 1 MHz > 115 dB at 10 MHz > 100 dB at 50 MHz	Limited by analog inputs used for test. 20dBV signal applied to coax common linking sig gen and analog input.
Common mode transient immunity	100 kV/us	For control of the output DAC
Isolation Voltage	800VRMS working	Supported by IEC 61010-1 creepage and clearance, reinforced, Category III Plan to certify
Unfiltered rise/fall time	3.2ns	Full scale swing
Sine Wave Flatness	±0.2 dB	0 - 65 MHz unfiltered 0 - 40 MHz filtered
DAC resolution	14 bits	
NCO Resolution	24 bits	10.7 Hz resolution at 180 MSPS
Output amplitude	±1mV to ±3.5V p-p	Programmable 1mV resolution, constrained to total range ±3.5V including offset
Output offset	0 to ±3.5V p-p	Programmable, 1mV resolution
Output Noise	< 100uV rms	
SFDR	> 84 dBc	At 10 MHz
IMD	> 88 dBc	At 10 MHz
HD2+3	< -77dBc	At 10 MHz
Arb Waveform Memory	4 k Samples	Using AD9102
Sample Rate	180 Msps	Programmable Sample rate 1sps - 180 Msps
Frequency list values	2k	Frequency list output in response to trigger
Envelope can be amplitude modulated	Yes	
Pattern Generator	Yes	Start period, output period, stop period, pattern repeat count.
Trigger	Input from FPGA	FPGA may trigger a pattern based on Channel Trigger or other event.

## USB

Parameter	Specification	Notes
Supported Modes	USB 2.0 and USB 3.0	USB 2.0 @480 Mbit/sec and USB 3.0 at 5 Gbps
Throughput	30 MBps and 180 MBps	
Connector	USB-C	Plug is reversible
Protection	Common mode choke + ESD	Using ECMF04-4HSWM10
	diodes	
Indicators	USB on and correctly connected	Loss of signal is indicated by LED off.

# Ethernet

Parameter	Specification	Notes
Connection method	Small Form factor Pluggable module (SFP)	An SFP socket is provided for use with an SFP module. Either an optical or a copper connected SFP module will be supplied based on the order.
Wired Supported Modes	Ethernet 10/100/1000	Using an RJ45 Ethernet socket connected copper SFP module. Transformer based isolation.
Optical supported mode	Ethernet 1000BASE-LX	Gigabit (1G) Ethernet using an LC fibre cable connected optical module. Full optical isolation.
Throughput	12 MBps and 120 MBps	
Connector	SFP Socket	Small Form Factor Pluggable socket
Indicators	Ethernet on and correctly connected	Loss of signal is indicated by LED off.

# **Power Supply**

Parameter	Specification	Notes
Input Voltage Range	10-24 DC	
Power consumption	36W	
Connector	Barrel Socket, 2.5mm I.D. x	Connection is reverse polarity protected.
	5.5mm O.D	
Protection	Clamped to +68V	ISO16750 pulse A (79 ohm 0.5 ohm)
	Clamped to -32V	ISO7637 Pulse 1 (-600V, 50 ohm)
	Operates with 35V	
	Survives with 5V	FPGA operation at 5V, ADC operational at 7V.
Indicators	Power On	Software controlled.

# **Digital Port**

The Digital Port is based on a programmable logic IC, and can be used for generating complex state based sequences or reacting to a complex set of inputs. The port includes triggering capability.

Parameter	Specification	Notes
Input/Outputs	16	Programmable as In or Out
Logic Level	Programmable 1.8 - 5V	All I/O operate at the same logic level
Control IC	Silego SLG46533V	User configurable programmable logic with analog functions
Resources	24 Look Up Tables (LUTs)	2-4 bit for complex logic
	Prog Oscillator, 25MHz, 2MHz,	All resources can be arbitrarily connected as required.
	and 25 kHz.	
	Prog Delay, 3 Output	
	16x8 RAM and OTP	
	4 Analog Comparators	
	2 x Deglitch filters	
Programming	Silego GP Designer	Visual schematic designer of circuit functions downloaded
		into CS448
Trigger In/Out	Bidirectional Trigger	The trigger may be programmed to initiate a Digital Port
		sequence, or the Digital Port can trigger an analog
		acquisition.
Protection		Over voltage protection to +12V and -6V

# Link Port

The Link Port is used for controlling Cleverscope accessory devices such as the CS1070 1A 50 MHz power amplifier, and the CS1110  $V_{CE}$  Sat Probe. It also includes RS232, SPI and I<sup>2</sup>C ports for controlling user equipment.

Parameter	Specification	Notes
Digital Port Use	2 Digital In, 4 Digital Out	Used for accessory control
I2C Port	400 pbps port	For control of user devices
SPI Port	1 MHz SPI Port	For control of user device, mutually exclusive with RS232
DC222 /DC 422 D		
RS232/RS422 Port	3V level RS232 port, or	For control of user device, mutually exclusive with SPI Port
	differential RS422 port,	
	programmable baud rate	
Trigger Port	Trigger In/Out and control	Used for linkage to CS328A link port
Protection		Over voltage and reverse voltage protection using ESD
		devices

# Link In/Out Port

The Link In/Out Port is used daisy chaining 2 or more CS448 Cleverscopes.

Parameter	Specification	Notes
Clock ports	Reference clock, 500 kHz	The last CS448 in the chain provides the 500 kHz reference
		clock that is used for simultaneous sampling by all units.
Trigger Ports	Trigger transfer	The Trigger Ports transfer the triggering unit's trigger to
		other units.
Control Ports	Control signals	The control signals are used to signal readiness to trigger,
		and sampling state.

# **Probe Compensator Output**

The probe Compensator output is used to compensate the probe response for time domain flatness.

Parameter	Specification	Notes
Signal	1 kHz Square Wave	
Amplitude	2V	Output impedance is 1.3 kOhm.
Rise Time	250ns	Limits EMC and overshoot issues

## **Environmental**

Parameter	Specification	Notes
Temperature	0°C to +40°C	Operating
	-20°C to +60°C	Storage
Cooling Method	Fan Assisted	
Humidity	0°C to +40°C	<90% relative humidity
	>40°C	<60% relative humidity
Altitude	<3,000m	Operating
	15,000m	Non-operating

## **Mechanical**

Parameter	Specification	Notes
Size	Height 55 mm	Including feet
	Width 164 mm	
	Length 247 mm	Including connectors
Weight (approx)	1150 gm	Acquisition Unit only
	2400 gm	Complete in display box
Material	Powder Coated Aluminium	

# **Selected Measurements**

In this section we show some of the measurements that define the unique aspects of the CS448.

### **Common Mode Rejection**

Channel A is being tested for CMRR using a 20 dBV source, and ranges from -120dB to -105dB. The scale is in dB CMRR.

Chan C and D show the dBV response to the Chan A common mode signal, and the response is in dBV. As the excitation used is +20 dBV, the leak through is about -125 dBc.



## **Application in switching Power Bridge**

Using this full bridge setup, which swings 500V in 10ns:



#### We measure these results:



The high CMRR, and the isolation allow the high side gate drives to be measured without large common mode artifacts. We can observe dead time, pulse timing, the gate charge characteristic, and parasitics.



Measuring Gate Charge in a SEW Movitrac Variable Speed Drive (VSD)

The high CMRR, and isolation allow making differential measurements across the gate drive resistor, even though it is swinging 325V in 37ns. Maths is used to calculate the gate current which is then integrated to calculate charge.

### Measuring Conduction loss in a SEW Movitrac VSD

We use a Cleverscope  $V_{CE}$  Sat probe to accurately measure small voltages while exposed to large (<1000V) voltage swings.



Average power = 494mW

We use Maths to calculate the conduction current (green), the V<sub>CE</sub> Sat probe to measure the switch saturation voltage (Yellow), the instantaneous power (red) and the energy per cycle (blue) to calculate the average conduction loss power (494 mW).

## Measuring required shielding performance and EMC filtering effectiveness

We us 100x probes to measure the Switch voltage, and the input mains voltage safely.





The mains input is not sufficiently filtered, and the drive does not meet the FCC standard. A slower rise time would help, and improved filtering.

The 20/40 dB/dec corner frequency is set by the rise time (F =  $1/\pi$  37ns). A slower rise time reduces how good the shield needs to be.

This test uses the Spectrum Analyser.

### Spectral Noise Floor

This is the full bandwidth noise with all four channels being captured with open inputs, 1kHz resolution:



The three peaks are related to the front end processor 8 MHz clock. We will be working on reducing these.

#### **Time Noise Floor**

We capture 1M samples:



We use the signal information display to calculate the Standard Deviation (a good estimate of RMS, less the DC) and the peak to peak. We see less than 200uVrms noise, and less than 1.8mV p-p noise.

The signal information for  $\pm 0.8V$  is:

The signal information for  $\pm 8V$  is:

Signal Inform	ation		S	how Logging	Signal Informa	ation		S	how Log
Function	Chan A	Chan B	Chan C	Chan D	Function	Chan A	Chan B	Chan C	Chan [
DC	-1.860 mV	-17.38 uV	-2.691 mV	161.2 uV	DC	-17.94 mV	-8.874 mV	-24.97 mV	-209.5
RMS	1.870 mV	188.5 uV	2.698 mV	253.7 uV	RMS	18.07 mV	9.086 mV	25.04 mV	1.946 r
Max	-1.028 mV	856.1 uV	-1.876 mV	1.014 mV	Max	-11.00 mV	-1.980 mV	-16.64 mV	7.044 n
Min	-2.731 mV	-942.7 uV	-3.494 mV	-719.6 uV	Min	-24.54 mV	-16.64 mV	-33.56 mV	-7.620
Pk-Pk	1.703 mV	1.799 mV	1.618 mV	1.734 mV	Pk-Pk	13.54 mV	14.66 mV	16.92 mV	14.66 n
Std Dev	192.9 uV	187.9 uV	202.1 uV	196.4 uV	Std Dev	1.939 mV	1.956 mV	2.006 mV	1.934 n
Period	23.75 ns	10.83 ns	15.42 ns	35.00 ns	Period	2.640 us	5.280 us	2.920 us	930.0 r
Fundamental Frequency	2.734 kHz	240.1 kHz	5.660 kHz	27.18 kHz	Fundamental Frequency	3.992 kHz	463.2 kHz	1.618 MHz	2.249 k
Fundamental Peak amp	17.13 uV	33.57 uV	14.12 uV	17.94 uV	Fundamental Peak amp	215.0 uV	142.4 uV	172.9 uV	201.7 u
Pulse Length	10.83 ns	6.183 ns	6.364 ns	9.896 ns	Pulse Length	681.4 ns	1.157 us	1.241 us	896.4 r
Duty Cyde	54.21 %	55.77 %	75.68 %	37.50 %	Duty Cycle	13.64 %	45.45 %	89.05 %	29.03 9
-					-				
Do Averag Send DDI	e 🗌 E 🔳	Time Info Waveform ∖∖	Inform Sco	ation Source	Do Average Send DDB	e 🗌 E 🔳	Time Info Waveform 🗸	Inform	nation So ope 🗸

#### Channel to Channel Skew

Channel to Channel Skew should be low to allow Frequency Response Analaysis. Using two channels driven by the same Signal Generator and two length matched coaxial cables, with a 1 MHz signal we measure:



Persistence has been turned on to show the variability. We use Gain/Phase to make the measurement between Chans C and D. Gain was 0 dB. The phase varied from -0.037 deg to + 0.015 deg, a variation of 0.052 deg at 1 MHz. This is the same as 0.052/360 x 1us = 144 ps p-p variation. This is the same as 1 degree at 19.2 MHz.

#### Response to 500V 10ns transition

We measure the CS1090 Switch 1 output (500V, 10ns rise time):



This trace shows the transition measured using a 100x probe. The display pixel resolution masks the actual channel resolution, shown here at 1V/div:



This kind of resolution is not possible with an 8 bit scope.

### Frequency Response Analysis Functions (FRA)

The Frequency Response Analysis (FRA) system uses the isolated signal generator to provide stimulus for component, system or power supply measurements. The measurements available are shown in the Displays/FRA section of the data sheet. Here are a collection of measurements made using the FRA system (zoom on the PDF to see the detail):



# **Cleverscope Application Specification**

### Calibration

Calibration method	Automatic self calibration
Calibration Voltage Source	2.5V reference, ±0.15% accuracy, 30 ppm/deg C

### Displays

Windows	Simultaneous Capture, Tracking, Spectrum, Information, Maths, XY, Control
	Panel, Streaming, Frequency Response Analysis (FRA) and Protocol setup
	windows
Scope window functions	Defines capture specification for signal acquisition unit, defining amount of
	time before trigger, amount of time after the trigger, lower amplitude limit,
	upper amplitude limit.
	Defines Tracking graph time position, when tracking graph is linked.
	Defines trigger level and direction
	Full zoom and Pan in both axis.
	Annotations.
	Custom units
	Custom colours
Tracking window functions	Displays zoomed section of captured signal. Resolution from 1ns to 5s/div.
	Full zoom and Pan in both axis.
	Annotations.
	Custom colours
Spectrum window functions	Display spectrum of signal captured in capture window.
	User definable resolution
	Full zoom and Pan in both axis.
	Annotations.
	Custom units
	Custom colours
Maths window function	Displays results of Maths equations.
	Maths equations are user entered expressions involving any of the inputs
	(analog and digital), previous maths equation line results, and an arbitrary
	number of function results (+ - * / sqrt, power, log, In, all transcendental
	functions, equality functions).
	Custom units.
	Provide live Matlab link.
XY window function	Displays XY graph from source (Capture, tracking, spectrum, or Maths
Information window functions	Displays automated measurements (see below)
	Used to log derived information values to disk, with a period of between 0.05
	– 86,400 secs per sample.
	Live logging to Excel
	DDE live value transfer to Excel.
Control window functions	Provides Trigger settings – analog and digital
	Provides Sample control – single, triggered or automatic.
	Provides access to tools – Pan, Zoom, Annotate
	Controls Frame store
	Controls Spectrum resolution, acquisition method and averaging
Frequency Response Analysis (FRA)	FRA control panel is used to setup up oscilloscope/signal generator to make
	automated measurements of these values vs frequency:
	RMS Amplitude
	Power
	Power Density
	Gain/Phase
	<ul> <li>Impedance + R<sub>FSR</sub> or Q/D Factor or Phase</li> </ul>
	Capacitance + R <sub>FSR</sub> or D Factor or Phase
	Inductance + R <sub>FSR</sub> or Q Factor or Phase
	Shunt Impedance (magnitude without phase for low impedances)
	PSU Gain/Phase - for finding Gain/Phase of powered up power supplies
	PSU PSRR - for finding PSRR of powered up power supplies
	PSU Output Impedance - for finding Output Impedance of nowered up
	power supplies
	PSU Input Impedance - for finding Input Impedance of powered up
	nower supplies
	Probe calibration functions for maximum accuracy
Protocol Setup	Provides protocol setup for I2C SPL LIART and parallel hus
1.00000.0000	riotides protocol secupitor 120, 511, OART and parallel bus.

#### Measurements

Cursors	Voltage Difference between cursors Time difference between cursors Reciprocal of $\Delta T$ in Hertz (1/ $\Delta T$ ).
Automated measurements	FunctionFunctionFunctionDC $0 \rightarrow 1$ TimeDCA at FRMS $1 \rightarrow 0$ TimeRMSB at FMaxV'1'FsignalA maxMinV'0'VsignalA minPk-PkV swingF1B maxStd DevOvershootV1B minPeriodSlew rateF2Amax at 0 BFundamentalPulseV2Amin at 0 BFrequencyPeriodF3Bmin at 0 APulsePulseV3Bmin at 0 APulseFrequencySINADA -3dB L: HPulseLengthHD2+3H2+3
Custom units	6 characters
Custom signal names	20 characters
Custom scaling	Scale + offset by defining two (Vin,Vout) points
User definable colours	Signals, Background, Major Grid, Minor Grid

### Mathematical Functions

Functions over the signal	Differentiation, Integration, Filtering, Power functions, Matlab interface,
	Signal Processing functions
Functions on a data point	Addition, subtraction, multiplication, division, squaring, square root, (inverse)
	sine, cosine, tangent, tangent, log, sign etc. Equality operations.
Maximum number of sequential	10, symbolic with multiple operators and operands.
mathematical equations	

## Spectrum Analysis

Frequency Range	User definable, Range = 0- 1/Scope Graph $\Delta T$
	Frequency axis – log or linear.
Analysis Output	RMS Amplitude, Power, Power Density, Gain/Phase
Frequency Resolution	In 1, 2, 2.5, 5 sequence with 1 part in 1M resolution.
Output type	Volts, Power, Gain/Phase in linear , dB, degree or radian values. Impedance,
	LCR, Q and DF. Custom units can be applied.
Window types	None, Hanning, Hamming, Blackman-Harris, Flat top, Low Sidelobe
Averaging	Moving average, block average, peak hold.
Averaging method	Vector averaging in time domain if triggered.
	RMS averaging in frequency domain if not triggered.

#### **Protocol Decode**

Protocols	I2C, SPI , UART and parallel bus.
Protocol decode inputs	Digital Inputs 1-8, External trigger, Channels A, B
	User defined threshold when using analog inputs
Protocol decode variables	Number of bits, Clock edge rising or falling, Bit invert/non Invert, Select Hi/Lo,
	MSB first or not, Number of stop bits.
Output display type	Naming label. Character, Hexadecimal or Decimal Number. Colour.

### Streaming

Sampling Rate	1 SPS – 3 MSPS (USB2) or 30 MSPS (USB3)
Sample preparation	Peak capture or Moving average filter prior to decimation. Using 1.28us filter
	with 12 or 14 bit ADC we achieve 16 bits ENOB at 1 MSPS.
Sample storage	Up to 500 G samples. Samples are stored in multiple smaller files to increase
	speed.
Review capabilities	Zoom and pan anywhere in sample space. Samples are displayed peak
	captured (ie 1us pulse will still be visible in 1 day long sample record).
Export capabilities	Export tab delimited text, binary, or cleverscope format file. Output between
	markers, or current display. Set output depth.

## Data Export

File types output	Cleverscope proprietary, Tab delimited text (Excel compatible), Excel file (for signal information logging).
Live Data output	DDE to Exel, direct placement of data into live Excel sheet Live data output to and return from Matlab

### Windows facilities

Standard Functions	Copy and Paste Save and Open native format (saves full setup) Save and Open tab delimited text file
	Save and Open binary file (start time, dt, data)
	Print with Date/Time, File Name and Description.
	Print Setup
Windows	Dynamically resized
	Can be placed anywhere on desktop
	Can be docked to move with Control Panel
	Can be docked to minimize/restore with one click.
User defined units	6 characters
User defined signal names	20 characters
User defined scaling	Scale + offset by defining two (Vin,Vout) points
User definable colours	Signals, Background, Major Grid, Minor Grid